module tyrc_dffe #(
	parameter WD = 1)
(
	input 				clk,
	input  	[WD -1:0]	d,
	input	            en,
	output reg[WD -1:0]	q
);

always @(posedge clk)begin
	if(en) q <= d;
end

endmodule
